



## Interfaces Microprocesseur

# 8086 Memory Organization











www.CircuitsToday.com




# **CPU Connection to I/O Devices**



### Somme Interesting circuits Logiques for Microprocessor system Design

#### 74Ls245

Brochage



Ref: https://www.datasheetarchive.com/74LS245%20buffer-datasheet.html

These octal bus transceivers are designed for asynchronous two-way communication between data buses. The control-function implementation minimizes external timing requirements.

The SNx4LS245 devices allow data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable (OE) input can disable the device so that the buses are effectively isolated.


#### **Applications**


- Building Automation
- Electronic Point of Sale
- Factory Automation and Control
- Test and Measurement

#### **Features**

- 3-State Outputs Drive Bus Lines Directly
- PNP Inputs Reduce DC Loading on Bus Lines
- Hysteresis at Bus Inputs Improves Noise Margins
- Typical Propagation Delay Times Port to Port, 8 ns


### **74LS 573 Latch**







The 'LS573 is a high speed octal latch with buffered common Latch Enable (LE) and buffered common Output Enable (OE) inputs. This device is functionally identical to the 'LS373, but has different pinouts. For truth tables, discussion of operations and AC and DC specifications, please refer to the 'LS373 data sheet. Features n Inputs and outputs on opposite sides of package allowing easy interface with microprocessors n Useful as input or output port for microprocessors n Functionally identical to 'LS373 n Input clamp diodes limit high speed termination effects n Fully TTL and CMOS compatible

### **LS688 Comparateur**



### 74LS138 3/8 Decoder





Inputs						Outputs							
Enable		Select			Outputs								
G1	G2 (Note 1)	С	В	Α	YO	Y1	Y2	<b>Y3</b>	Y4	Y5	Y6	Y7	
X	Н	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	
L	Х	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н	
Н	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	
Н	L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	
Н	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н	
Н	L	L	Н	Н	Н	Н	Н	L	Н	Н	Н	Н	
Н	L	Н	L	L	Н	Н	Н	Н	L	Н	Н	Н	
Н	L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	
Н	L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	
Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L	

Mux- 74153

